misimplant

Using the procedure of inspection of one wafer from each cassette plus all wafers suspected by the operator of possible misimplant, an essentially total elimination of implant-related zero-yield wafers was achieved on a CMOS fab line providing high-performance VLSI devices